Ladder diagram language (LD) is a common programming language in industry to develop control algorithms of discrete event systems (DESs). Besides, it is one of the five programming languages supported by the International Electrotechnical Commission through the IEC-61131-3 standard. On the other hand, Petri net (PN) theory is both a graphical and mathematical tool used to model discrete event systems, particularly in this study, control lines used in industrial algorithms. Control algorithms in LD are generally developed based on the experience of control system programmers. Therefore, it is still a relevant problem how to formalize the current and new control algorithms. In this chapter, are analyzed lines in LD used more frequently in control algorithms. Additionally, an element-to-element transformation methodology from a LD program to a PN model is proposed.
Introduction
LD language is one of the five languages contemplated in the standard IEC-61131-3 [1] , its use in the industry is due to its similarity with the electrical diagrams, and its behavior is based mainly on the electromechanical relay, but LD language also has the capacity to include logical functions blocks. The others languages are: function block diagram (FBD), instructions list (IL), structured text (ST) and sequential function char (SFC).
There are two types of control lines that are analyzed and converted into PN structures: the logical AND, OR, AND-OR, auto-loop and interlocking, which have both discrete inputs and outputs. The logic blocks such as timer, counter and comparator have all analog inputs, but their control output is discrete.
The main motive or need to model the control algorithms in LD is because they are developed mainly based on the experience of programmers in industrial control [2, 3] , so it is important to propose approaches that help guarantee the safe control algorithms applied in machines or industrial processes, and the theory of PN [4] allows modeling the basic control lines used in the LD algorithms. Different approaches have been presented to provide a solution to analyze, model and simulate control algorithms developed in LD with PN or vice versa [5] [6] [7] [8] [9] [10] [11] .
Physical or discrete memory signals can have two states (activated or deactivated, 0 or 1, etc.), so, we propose a distribution of these signals to PN structure that can model both states, but only one active at a time. On the other hand, the cyclic operation of PLC generates cyclic evaluation of the control algorithm in function of the states of physical input and memory signals. This behavior must be considered to avoid accumulation of tokens in places of PN structures, for which reason marking conditions are proposed in places that represent physical or memory outputs of PN structures of control lines in LD. Likewise, cyclic evaluation of control lines generates the energized and de-energized behavior of coils; therefore, it is also necessary to restore conditions of PN structures of each control line in LD, conditioning the marking in function of the input places [12, 13] .
To convert control lines with analog inputs, places where their marking is a data (color in colored Petri nets) are included [9] , which may be changing depending on the logic control algorithm. Conditioned transitions are proposed for their firing depending on the behavior of the control block in respective LD.
Based on analysis of the control lines, we propose the definition of a PN for discrete event systems in LD (LDPN), with which PN structures of control lines in LD are generated.
Control lines in LD to discrete event systems
The LD language has as its operating principle the behavior of an electromechanical relay, with the option of including function blocks. The standards IEC-61131-3 define LD like "modeling networks of simultaneous functioning electromechanical elements, such as relay contacts and coils, timers, counters, etc." The control lines analyzed are the logic AND, OR, AND-OR, auto-loop, interlocking, timers, counters and mathematic comparisons. The first five logical have discrete inputs and output. Meanwhile in the logical of timers, counters and mathematical comparisons have analog inputs and discrete outputs.
The run of control algorithm in PLC is cyclic, and it mainly performs five actions such as reading of physical inputs, copy status of physical inputs, evaluation of the control algorithm with previous copy, copy of the status of physical outputs and sending of these statuses to physical modules. Figure 1 shows the control line of logic AND, when all contacts In_1, In_2, …, In_n allow electric power flow, then Out1 coil is energized. Eq. (1) is the model corresponding.
Control lines both discrete inputs and outputs
Out1 ¼ In_1&&In_2&&…In_n
(1) Figure 2 shows the control line of logic OR, when any contact In_1, In_2, …, In_n allows electric power flow, then Out1 coil is energized, its model is stand for the Eq. (2). Figure 3 shows the control line of logic AND-OR. When the contacts In_1, In_2, …, In_n or the contacts In_1, In_3, …, In_n allow electric power flow, then Out1 coil is energized. Eq. (3) is the model corresponding.
Out1 ¼ In_1&&In_2&&…In_n ðÞ k In_1&&In_3&&…In_n ðÞ (3) Figure 4 shows the control line of logic auto-loop. When the contacts In_1, In_2, …, In_n or the contacts Out1, In_2, …, In_n allow electric power flow, then Out1 coil is energized. Eq. (4) is the model corresponding. Figure 5 shows the control line of logic interlocking, when the contacts In_1,~Out2, …, In_n allow electric power flow, then Out1 coil is energized, and it blocks the energizing of Out2 coil. If Out2 coil is energized first, then Out1 coil cannot be energized. Eq. (5) is the model corresponding.
2.2. Control lines with analog inputs and discrete output Figure 6 shows the standard function block of on-delay timer (TON) and its timing diagram of the functional [1] . The signals Preset_time and Elapsed_time are analog. If the contact In_1 allows electric energy flow, when Elapsed_time adds base time and if Elapsed_time is equal or greater than Preset_time, then Out1 coil is energized. Eq. (6) depicts the logic model of the block TON.
Restart condition: If In_1 ¼ 0, then ET ¼ 0 and Out1 = 0. Figure 7 shows the standard function block of off-delay timer (TOF) and its timing diagram of the functional [1] . If the contact In_1 allows energy power, then the Out1 coil is energized, and the Elapsed_time variable is set to zero. When the In_1 signal is equal to zero, the Elapsed_time variable adds base time and if Elapsed_time is equal or greater than Present_time, then Out1 coil is de-energized. Eq. (7) shows the logic model of block TOF.
Restart condition: If In_1 ¼ 1, then ET ¼ 0 and Out1 = 1. Petri Nets in Science and Engineering Figure 8 shows two counter function blocks: (1) up-counter and (2) down-counter. In both blocks, the contact In_1 is the pulse to counter, that is and positive transition is detected; if the contact In_2 allows electric energy flow, then Out1 coil is de-energized, and the Current_value variable is set to zero in up-counter and to Preset_value in down-counter. In up-counter, if Current_value is equal or greater than Preset_value, then Out1 coil is energized. In down counter, if Current_value is equal to zero, then Out1 coil is energized. Eqs. (8) and (9) are logic models of the counters, respectively.
Restart condition: If In_2 ¼ 1, then CV ¼ PV: Ladder Diagram Petri Nets: Discrete Event Systems http://dx.doi.org/10.5772/intechopen.75753 Figure 9 shows the standard comparison function blocks: a) equal to, b) lower than and c) greater than. In all the blocks, two analog signals are compared, and depending on result is energized or de-energized Out1 coil. The logic models, respectively, are specified in Eqs. (10) (11) (12) .
Model of control lines in PN
In this section, the bases of the PN theory are indicated, and the discrete-LDPN network, which is the basis for generating the PN structures of the control lines in LD, is defined. 
Petri Nets in Science and Engineering
Likewise, the conditions for marking places and triggering transitions are described to model the cyclical evaluation behavior of the control algorithm in PLC.
Petri nets
PN are a graphic and mathematic tool mean to modeling DES behavior. Graphically, a PN uses circles in order to represent places, rectangles to represent transitions and arcs with arrow or circle to link the inputs and output places with a transition. The relation between places and transition can be represented mathematically by means of an incidence matrix. For a PN with n transitions and m places, its incidence matrix A ¼ a ij ÂÃ is an integer number matrix representing the weighting of the input and output arcs; a þ ij represents the weighting of output arcs from transitions and a À ij represents input arcs to transitions. Eq. (13) represents how the incidence matrix values are obtained.
To model the dynamic behavior of DES, PN has the state equation, which shows the marking in the net sequentially from initial marking M kÀ1 and when applying a firing vector u k to the transpose of the respective incidence matrix A T , respectively. Eq. (14) shows the relationship between them.
LDPN: Discrete event systems
In an LD control algorithm, a discrete signal can have n contacts normally open and m contacts normally closed. The work in [12] shows a representation of discrete signals used in LD to PN, which is the base of conversion of control lines that have both discrete inputs and outputs. On the other hand, evaluation of control algorithm in PLC is cyclical, which generates two important conditions to consider in the PN model; the cyclical evaluation in PN would generate accumulation of marks in the places, and in function of the logic, marking and consuming of theses in places that represent coils in the LD. This last condition is also necessary to restore the information of places in PN that represent physical analog signals or memory registers. Figure 10 shows the distribution of discrete signals in PN, and Eq. (15) 
where the subscripts n and m are not necessarily equal. 
Considering symbols of [3] , for a pre-set and post-set of places, are defined: * t ¼ p : p; t ðÞ ∈ F fg , the set of input places of t. * t ¼ p : t; p ðÞ ∈ F fg , the set of output places of t.
For tokens accumulation problem in input places, the Eqs. (17) and (18) LDPN considers the following transition rules to dynamic behavior:
• In initial conditions of LDPN, inhibitor arcs enable transitions and put token in its output places O and/or B in PN model with both inputs and outputs discrete. In AI places restart condition of data.
• All output places (O and B) of the PN model are binary, only one can token.
• All transitions enabled should be fired in one some evaluation. To PN model with both inputs and outputs discrete, transition fired T consume unique token W P; T ðÞ ¼ 1 of each input place P of T and put to unique token W T; P ðÞ ¼ 1 to each output place T of P. For PN model with some analog input place and output place discrete, the transition T should be fired when it satisfies the respective condition (if -then) and put to unique token in each output place T of P.
• To update, marking should be applied Eqs. 16-20. A Discrete-LDPN is a 5-tuple (P, T, W, F, M 0 ), where: 
Model of control lines both discrete inputs and outputs
fg is a finite set of transitions that may have places of discrete signals, AI ¼ AI 1 ; AI 2 ; …; AI ai fg is a finite set of transitions that can have discrete and/or analog signals, its fire condition it in function of mathematics or logics restrictions. RC ¼ RC 1 ; RC 2 ; …; RC rc fg is a finite set of transitions that have input place RC to restart condition of PN structure.
ðÞ is a set of arcs.
W ¼ F ! 1 fg , all weights of the arcs are equal to 1. it is fired, then put a token in place AI 4 , which enables AI 3 transition and consumes the token of place O 1. 
ÀÁ
has a token, then it is consumed the token of the place O1 and CV ¼ 0. Figure 21 shows the control algorithm in LD of run of three motors sequentially [14] . The Start and Stop signals are physical inputs of type pushbutton. The Motor_1, Motor_2 and Motor_3 coils are physical outputs. The IR1, IR2 and IR3 variables are bits of memory. The first control line is logic of auto-loop, if Start variable is equal to one, then, the IR1 coil is energized and so it is hold by the contact IR1. It is also energized the Motor_1 coil, and the timer T1 and T2 begin counting time. In T1, if ET ≥ PT, then, the IR2 and Motor_2 coils are energized. In T2, if ET ≥ PT, 
Example
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Conclusions
There are two types of control lines for discrete event systems: those with discrete inputs and outputs, and those with analog inputs and discrete output. Twelve logics that were analyzed and converted into Petri network models.
For dynamic behavior of the PN model proposed, constraints and equations for marking places and firing transitions are indicated to consider the problems of mark accumulation and the restarting condition of the structure PN.
LDPN to discrete event systems allow to model control lines used in LD language, and consequently, control algorithms development in LD, supporting that these are safe and reliable.
Each PN model is independent and can be interconnected in function of the control logic, as well as, the number of PN model that is needed can be integrated. 
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